







CPU_CLOCK




RESET




REF CLOCK





BERR1




FPP







CPU



FPDECODE



FPDECODE



[illegible]

Timing diagram for the 74VHC163 4-bit binary counter. The diagram shows the relationship between various control and data signals over time. The signals are: WOE_n (active low), VCC, Q₀, Q₁, Q₂, Q₃, Q₄, Q₅, Q₆, Q₇, CK (clock), and OE (active low). The counter is shown in a state where Q₀-Q₃ are 0000, Q₄-Q₇ are 0000. The diagram shows the counter counting up from 0000 0000 to 0000 0001, then to 0000 0010, and so on. The OE signal is shown as a pulse that enables the counter output.


0000		0000
0001		0001
0002		0002
0003		0003
0004		0004
0005	EN_VID0 - i0	0005
0006	EN_FFP - i1	0006
0007	EN_ROOT - i1	0007
0008		0008
0009		0009
0010		0010
0011		0011
0012		0012
0013		0013
0014		0014
0015		0015
0016		0016
0017		0017
0018		0018
0019		0019
0020		0020
0021		0021
0022		0022
0023		0023
0024		0024
0025		0025
0026		0026
0027		0027
0028		0028
0029		0029
0030		0030
0031		0031
0032		0032
0033		0033
0034		0034
0035		0035
0036		0036
0037		0037
0038		0038
0039		0039
0040		0040
0041		0041
0042		0042
0043		0043
0044		0044
0045		0045
0046		0046
0047		0047
0048		0048
0049		0049
0050		0050
0051		0051
0052		0052
0053		0053
0054		0054
0055		0055
0056		0056
0057		0057
0058		0058
0059		0059
0060		0060
0061		0061
0062		0062
0063		0063
0064		0064
0065		0065
0066		0066
0067		0067
0068		0068
0069		0069
0070		0070
0071		0071
0072		0072
0073		0073
0074		0074
0075		0075
0076		0076
0077		0077
0078		0078
0079		0079
0080		0080
0081		0081
0082		0082
0083		0083
0084		0084
0085		0085
0086		0086
0087		0087
0088		0088
0089		0089
0090		0090
0091		0091
0092		0092
0093		0093
0094		0094
0095		0095
0096		0096
0097		0097
0098		0098
0099		0099
0100		0100
0101		0101
0102		0102
0103		0103
0104		0104
0105		0105
0106		0106
0107		0107
0108		0108
0109		0109
0110		0110
0111		0111
0112		0112
0113		0113
0114		0114
0115		0115
0116		0116
0117		0117
0118		0118
0119		0119
0120		0120
0121		0121
0122		0122
0123		0123
0124		0124
0125		0125
0126	</	


FILE#				
A00	10	00	IN: SWAP-	CMD
A01	11	01	IN: SWAP-	IN: SWAP-
A28	12	02	IN: SWAP-	MSG: V
A29	13	03	IN: SWAP-	MSG: W
A30	14	04	IN: SWAP-	MSG: S
IN: CTX-1	15	05	IN: SWAP-	IN: DEV-1
WRITE	16	06	IN: SWAP-	WRITE: 1
C:G3-1	17	07	IN: SWAP-	PG2: 1
C:G5-1				C:G3-1
C:G7K-1	18			C:G7K-1

GND	3
WE_FMAPC-	2
MMU_V	3
MMU_W	4
MMU_S	5
EN_DEV- ₁	6
WRITE- ₁	7
FC2 ₁	8
C_SS- ₁	9
C_87X- ₁	10



A00	1	20 00	MR. CX-	A00	
A01	2	21 01	MR. CX-	A01	
A02	3	22 02	MR. SYSTEM-	A02	
A03	4	23 03	MR. SYSTEM-	A03	
A04	5	24 04	MR. ID-	A04	
MR. CTG-1	6	25 05	MR. BERR-	A05	CS-BERR
WR1TE-	7	26 06	MR. DIAG-	A06	IDPROM
C-83-1	8	27 07	BRACKO-1;13		
C-85-1	9	28 08			
C-87C-1	10	29 09			
















SCSI BUS BUFFER


















HIGHRES MONOCHROME

W.A0-3

W.B1-2

W.C2-3

W.D3-7

W.E4-9

W.F5-9

W.G6-9

W.H7-9

W.BE0-9

W.CB0-9

W.DB0-9

W.EB0-9

W.FC0-9

W.FE0-9

